



Annexure No :

Experiment No-1

Aim:- To study & testing of various logic gates.

Apparatus: Digital Trainer kit. ICs, 7400, 7402, 7404, 7408, 7432, 7482, connecting wires, +5V power supply, LEDs, ~~⊗~~ logic probe Breadboard (if needed)

Procedure:

- Connect different gates on the digital electronics trainer kit.
- Give +5V power supply and GND, which are available on kit.
- Give the input from "Logic level inputs" section present on kit.
- Check that output from the LEDs and ~~verify~~ the truth table according to input and output combination.

Observation table:

Ss No.	Name of Gate	Logic Symbol & Equation	Truth Table															
1	NOT	 $F = X'$	<table><tr><th>X</th><th>F</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	X	F	0	1	1	0									
X	F																	
0	1																	
1	0																	
2	OR	 $F = x + y$	<table><tr><th>X</th><th>Y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	X	Y	F	0	0	0	0	1	1	1	0	1	1	1	1
X	Y	F																
0	0	0																
0	1	1																
1	0	1																
1	1	1																


3. AND



$$F = xy$$

X	Y	F
0	0	0
0	1	0
1	0	0
1	1	1


4. NOR



$$F = (x + y)'$$

X	Y	F
0	0	1
0	1	0
1	0	0
1	1	0

5. NAND



$$F = (xy)'$$

X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0

6. X-OR
(Exclusive OR)



$$F = x \oplus y$$

X	Y	F
0	0	0
0	1	1
1	0	1
1	1	0

7. X-NOR
(Exclusive NOR)



$$F = x \odot y$$



X	Y	F
0	0	1
0	1	0
1	0	0
1	1	1



Annexure No :

8	BUFFER	 $F = X$	<table><tr><th>X</th><th>F</th></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	X	F	0	0	1	1
X	F								
0	0								
1	1								

* Draw a Pin diagram of above mentioned logic gates (74XX Series digital IC)



Conclusion :-

In this experiment, we successfully studied and tested the basic logic gates: AND, OR, NOR, NAND, XOR and XNOR using a digital electronics Trainer kit. By applying different combinations of logic level inputs and observing the corresponding outputs through LEDs we verified the function of each gate. The observed outputs matched the expected results according to their respective truth tables, confirming

that the gates operate as per boolean logic. This experiment helped in understanding the fundamental working of digital circuits and re-emphasized the concept of logic gate behaviour in real hardware.

Questions:-

1. Which IC contains NAND gate?

A:- The IC 7400 contains NAND gates.

- It has four 2-input NAND gates inside.
- It is part of the 74xx digital logic IC series.
- Output is Low only when both inputs are high.

2. How many gates are there in 7408?

A:- The IC 7408 contains four 2-inputs-AND gates.

- It is a 14-pin IC in dual in line package - (DIP)
- Each gate gives HIGH output only when both inputs are HIGH.
- It is used for performing AND logic operations.

3. Explain Modulus-2 Addition using logic gate.

A:- Modulus-2 addition is the binary addition without carry.

• It is performed using the XOR Gate

• The output follows this rule:

$$0 \oplus 0 = 0$$

$$0 \oplus 1 = 1$$

$$1 \oplus 0 = 1$$

$$1 \oplus 1 = 0$$




Annexure No :


• It is widely used in binary address, parity checkers and digital circuits.

* Draw pin diagram of above mentioned logic gates 74XX Series Digital (IC):


1. NOT GATE (7404)




2. OR GATE (7402)




3. AND Gate (7408)




4. NOR Gate (7402)




5. NAND Gate (7400)




6. X-OR Gate (7486)



7. X-NOR Gate [7700]



8. Buffer gate





Annexure No :

Experiment : 02

Aim: To study and implement all gates using following universal gates.



1. NAND


2. NOR

Apparatus: Digital trainer kit, patch cord (connecting wires), logic inputs switches, logic output indicators, +5VDC power supply, bread board (if not using trainer kits inbuilt board)

IC 7400 - Quad.





Theory: 2-Input NAND gate, IC 7402 - Quad Input NOR Gate
NAND Gate as an universal gate.

1.	NOT Gate using NAND Gate	Truth Table	NOT Gate															
		<table border="1"> <tr> <th>A</th> <th>Y</th> </tr> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </table>	A	Y	0	1	1	0										
A	Y																	
0	1																	
1	0																	
2.	OR Gate using NAND Gate	Truth Table	OR Gate															
		<table border="1"> <tr> <th>A</th> <th>B</th> <th>Y</th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	1	
A	B	Y																
0	0	0																
0	1	1																
1	0	1																
1	1	1																

3	AND Gate using NAND Gate	Truth table	AND Gate															
		<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	0	0	1	0	1	0	0	1	1	1	
A	B	Y																
0	0	0																
0	1	0																
1	0	0																
1	1	1																

PART-B

NOR Gate as a universal gate

NOR Gate as a universal gate																		
1	NOT Gate using NOR Gate	Truth table	NOT Gate.															
		<table border="1" data-bbox="892 808 1104 1050"><tr><th>A</th><th>Y</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	Y	0	1	1	0										
A	Y																	
0	1																	
1	0																	
2	OR Gate using NOR gate	Truth Table	OR Gate															
		<table border="1" data-bbox="820 1247 1142 1570"><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	1	
A	B	Y																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
3	AND Gate using NOR Gate	Truth Table	AND Gate															
		<table border="1" data-bbox="839 1650 1150 1966"><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	0	0	1	1	1	0	0	1	1	1	
A	B	Y																
0	0	0																
0	1	1																
1	0	0																
1	1	1																



Annexure No :

Procedure:

1. Connect the circuit for NOT gate by using only NAND gate on trainer kit as shown in the diagram.
2. Apply different combination of input and verify the truth table.
3. Fill the outputs in above blank truth table.
4. Repeat the same procedure for other gates by NAND gate and NOR gate.

Conclusion:

By performing the experiment, we successfully implemented basic logic gates (NOT, AND, OR) using only universal gates NAND and NOR, on the digital trainer kit we connected the circuits as per the logic gate configuration using only NAND or NOR gates, applied all possible input combinations, and verified the corresponding outputs by filling in the truth tables.

This experiment demonstrates that:

- NAND and NOR gates are universal gates, meaning any logic gate (NOT, AND, OR) can be constructed using only NAND or only NOR gates.
- The truth tables obtained from these universal gate implementations exactly matched those of the standard NOT, AND and OR gates.
- Thus, the practical verifies the theoretical concept of universality of NAND and NOR gates in digital electronics.

Questions :-

1. Why NAND and NOR are called universal gate?
- Ans: NAND and NOR Gates are called universal gate because:
- Any basic logic gate (AND, OR, NOT) can be constructed using only NAND or only NOR Gate.
 - They can be used to build any complex digital circuits.
 - This makes them highly versatile and essential in digital electronics.

2. Design XOR Gate using NOR Gate.

To design X-OR Gate using only NOR gates the logic expression is:-

$$A \text{ XOR } B = (A \text{ NOR } (A \text{ NOR } B)) \text{ NOR } (B \text{ NOR } (A \text{ NOR } B))$$

This requires:

- 4 NOR Gates.
- Connect as per the logic above to get X-OR output.

logic circuit steps:-

- Let $X = A \text{ NOR } B$
- Let $Y = A \text{ NOR } X$
- Let $Z = B \text{ NOR } X$
- Output $= Y \text{ NOR } Z$






3. Which ICs are used for NAND and NOR Gates.
- NAND gate IC : 7400 - (Quad 2 input NAND gate)

NOR Gate IC : 7402 (Quad -2-input NOR Gate)

These are TTL based standard logic ICs used in digital circuits.




Annexure No :

	NOR Gate using NAND	Truth table	NOR Gate															
	NOR Gate 	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	0	
A	B	Y																
0	0	1																
0	1	0																
1	0	0																
1	1	0																
5	NOR using NAND Gate	Truth table	XOR Gate															
	XOR Gate 	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0	
A	B	Y																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
6	X-NOR gate using NAND Gate	Truth table	X-NOR Gate															
	 X NOR Gate	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	1	
A	B	Y																
0	0	1																
0	1	0																
1	0	0																
1	1	1																

4. X NOR Gate using NOR Gate

Truth table


X NOR Gate





A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1




5. EXOR Gate using NOR Gate




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



Q4. Design XOR Gate using NOR Gate



$$Y = \overline{A \oplus B}$$

$$Y = \overline{AB + \overline{A}\overline{B}}$$



Annexure No :

Experiment No: 3

Aim: To study and design combinational circuits. Half adder and full adder.

Apparatus:

Digital electronics Trainer kit, power supply, GND, LEDs

Theory:


Part A: Half - ADDER

A Combinational circuit that perform the additional of two bits is known as half adder. It requires two binary inputs and two outputs. The input variables indicate augends and added bits; the output variables indicate the sum and carry.

$$S = A'B + AB'$$

$$C = AB$$

1. logic diagram



$$\text{Sum} = AB' + A'B$$
$$\text{CARRY} = A.B$$

11) Truth Table

Input		Output	
A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

PART-B: FULL ADDER


A Combinational circuit that performs that addition of two significant bits and a previous carry [three bits] is known as a full adder.

A full adder can be implemented with two half-adders. It requires three binary inputs and two outputs. Two of the three input variables indicate two significant bits to be added. The third input represents the carry from the previous lower significant position.

(IIT) Logic Diagram

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = (A \oplus B)(C) + AB$$





Annexure No :

(IV) Truth Table

Input			Output	
A	B	C	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Procedure:

- Connect the circuit as shown in the gate diagram
- Apply different input combinations.
- See the output for different combinations and complete truth table.
- Compare practical and theoretical value from truth table.

Conclusion:

In this experiment we studied and implemented combinational circuits like half adder and full adder we verified the truth table by apply different input combinations are compared the practical outputs with theoretical values, The practical results matched the expected outputs. proving the correct working

of the circuits additionally the implementation of a full adder using NAND gate demonstrated the concept of universal gates in digital electronics.

Questions:-

1. Define Combinational circuit

A:- A Combinational circuit is a type of digital circuit where the output depends only on the current inputs, not on any previous inputs or outputs. Examples include adders, multiplexers and encoders.

2. How to convert Half adder into full adder?

A:- A full adder can be built using two half adders and one OR gate:

- First half adder adds the two input list (A and B)
- Second half adder adds the two input list ~~(A and B)~~.
- result of the first half adder (sum) with the carry in (C_{in}).
- The final sum = $(A \oplus B) \oplus C_{in}$
- The carry = $(A \oplus B) \oplus C_{in}$
- The carry = $(A \cdot B) * (C_{in} \cdot (A \oplus B))$

3. How many NAND gates are required to make a full adder?

A:- A full adder requires a NAND gates.

- XOR operation using NAND gates : 4 gates.
- AND operation using NAND gate : 2 gates
- OR operation using NAND gate : 3 gates

So, the total = 4 (for XOR) + 2 (for AND) + 3 (for OR)

Sum = $A \oplus B \oplus \text{carry in}$
Carry = $A \cdot B + (A \oplus B) \cdot \text{carry in}$ carry is

Answer



Parul
University

Faculty of Engineering & Technology

Subject Name:

Subject Code:

B.Tech. ___ Year ___ Semester ___

Annexure No :

Experiment NO :- 4

Aim: To study and design combinational circuits. Half Subtractors and full subtractor.

Apparatus: Digital electronics, ~~Trainer Kit~~, power supply, GND, LEDs.

Theory


PART (A) : HALF SUBTRACTOR

A Combinational circuit that performs the subtraction of two bits is known as a half-subtractor. It requires two binary inputs and two outputs. The input variables indicate augends and added bits, the output variables indicate the difference and borrow.

$$D = A'B + AB'$$


$$B_o = A'B$$

1. Logic Diagram:



Truth Table

A	B	D	B _o
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0




Block diagram.

PART B: FULL-SUBTRACTOR

A Combinational circuit that performs the subtraction of the significant bits and a previous borrow [three bits] is known as Full-subtractor. A full Subtractor can be implemented with two half subtractor. It requires three binary inputs and two outputs. Two of the three inputs variable indicates two significant bits to be subtracted the third input represents borrow from the previous lower significant position.

(iii) LOGIC DIAGRAM



(iv) TRUTH

INPUT			OUTPUT	
A	B	C	DIFF	BORROW
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



Annexure No :

* Procedure:

- Connect circuit for different subtractors as shown in gate diagram.
- Apply logic voltage level to inputs of circuit from logic switches.
- See the outputs for different input combination and compute truth table.
- Compare practical and theoretical value from truth table.

Conclusion:

The Comparison of practical and theoretical value from the truth table for given subtractor circuit allows for validation of the circuit's functionality and understanding of any discrepancies between expected and observed behaviour.

* Questions

1. How many NOT Gate required for full subtractor?

A:- A full subtractor requires a total of 2 NOT gate when implemented using basic logic gates.

2. Construct & find equation of half Subtractor using K-Map.

A:- Inputs: A, B

Output: Difference (D) Borrow (B.out)

PART B: FULL-SUBTRACTOR

A Combinational circuit that performs the Subtraction of the significant bits and a previous

circuits additionally the implementation of a full adder using NAND gates demonstrated the concept of universal gates

• Equations

• Difference (D):

$$D = A \oplus B = A\bar{B} + \bar{A}B$$

• Borrow (B-out)

$$B_{out} = \bar{A}B$$

for difference

A \ B	0	1
0	0	1
1	1	0

$$\begin{aligned} \text{Difference} &= A\bar{B} \oplus \bar{A}B \\ &= A \oplus B \end{aligned}$$

for Borrow

A \ B	0	1
0	0	1
1	0	0

$$\text{Borrow} = \bar{A}B$$

3. Construct & find equations of full subtractor using K-Map.

A: K-Map for full-subtractor for Difference.

A \ B _{in}	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$\begin{aligned} D &= A'B'B_{in} + AB'B_{in} + A'B_{in} + AB_{in} \\ &= A \oplus B \oplus B_{in} \end{aligned}$$

A \ B _{in}	00	01	11	10
0	0	1	1	1
1	0	0	1	0

$$\begin{aligned} B &= A'B_{in} + A'B + AB_{in} \\ &= \bar{A}B + (\bar{A} + B) \end{aligned}$$

Review



Annexure No :

PRACTICAL-5


Aim:- To design and realize a combinational circuit to convert binary to gray/gray to binary code.

Apparatus: Digital electronics, Trainer kit, power supply, GND. LEDs.

Theory:

PART A: Binary to Gray code conversion.

The logical circuits which converts binary code to equivalent gray code is known as binary to gray code converts. The gray code is a non weighted code. The successive gray code differs in one bit position. Only that means it is a unit distance code. It is also preferred as cyclic code. It is not suitable for arithmetic operation. It is most common of the unit distance codes. It is also reflexive code. An n -bit Gray code can be obtained by reflecting an $n-1$ bit code about an axis after 2^{n-1} rows. and putting the MSB of a above the axis and the MSB of 1 below the axis. Reflection of gray codes is shown below.




• Conversions

Observation Table:-

Sr No.	Gray Code				Binary Code			
	G_3	G_2	G_1	G_0	B_3	B_2	B_1	B_0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	0	0
5	0	1	0	1	0	1	0	0
6	0	1	1	0	0	1	1	0
7	0	1	1	1	0	1	1	0
8	1	0	0	0	1	0	0	1
9	1	0	0	1	1	0	0	0
10	1	0	1	0	1	0	1	1
11	1	0	1	1	1	0	1	1
12	1	1	0	0	1	1	0	1
13	1	1	0	1	1	1	0	0
14	1	1	1	0	1	1	1	1
15	1	1	1	1	1	1	1	1

→ Circuit Diagram [Gray to binary]



gray to binary



Annexure No :

Procedure:-

- The circuit connections are made as shown in fig.
- Pin (14) is connected to $+V_{CC}$ and Pin (7) to ground.
- In the case of binary to grey conversion. the inputs, B_0, B_1, B_2 and B_3 are given at respective pins and outputs G_0, G_1, G_2 and G_3 are taken for all 16 combinations of the input.
- In the case of grey to binary conversion the inputs G_0, G_1, G_2 and G_3 are given at respective.
- The values of the outputs are tabulated.

Conclusion:-

The experiment successfully demonstrate Binary to grey and grey to binary conversion using k-map and verifies all possible inputs with accurate output logic.

* Questions

1. Find Equation of Binary to grey code conversion using k-map.

Ans: Let the binary inputs B_3, B_2, B_1, B_0 (MSB TO LSB) Gray outputs are G_3, G_2, G_1, G_0 .

$G_0(B_3, B_2) \quad b_0, b_1$					$b_3, b_2 \quad b_1, b_0$					$b_1, b_2 \quad b_1, b_0$				
00	0	1	0	1	00	0	0	1	1	00	0	0	0	0
01	0	1	0	1	01	1	1	0	0	01	1	1	1	1
11	0	1	0	1	11	1	1	0	0	11	0	0	0	0
10	0	1	0	1	10	0	0	1	1	10	1	1	1	1
	00	01	11	10		00	01	11	10		00	01	11	10

Using K-map Simplification

- $G_3 = B_3$
- $G_2 = B_3 \oplus B_2$
- $G_1 = B_2 \oplus B_1$
- $G_0 = B_1 \oplus B_0$

b₃b₂ for g₃

00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

$$G[n] = B[n] \oplus B[n+1] \text{ (except } G_3 = B_3 \text{ directly)}$$

2. List out applications of code converters;

→ used in digital Communication system to reduce transmission errors.

- In rotary encoders to avoid multiple changes during bit transitions.
- Memory addressing and error detection.
- Data comparison techniques.
- Interfacing different digital devices using different coding system.
- Input/Output encoding in microprocessors.

3. Find Equation of grey to binary code conversion using k-map

Ans: Let the Grey Inputs be G_3, G_2, G_1, G_0

Binary outputs are B_3, B_2, B_1, B_0 for b₃

- $B_3 = G_3$
- $B_2 = B_3 \oplus G_2$
- $B_1 = B_2 \oplus G_1$
- $B_0 = B_1 \oplus G_0$

$$B[n] = B[n-1] \oplus G[n]$$

(starting from $B_3 = G_3$)

g₃g₂ for b₃

00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

g₃g₂ for b₁

00	0	0	1	1
01	1	1	0	0
11	0	0	1	1
10	1	1	0	0

g₃g₂ for b₂

00	0	0	0	0
01	1	1	1	1
11	0	0	0	0
10	1	1	1	1

g₃g₂ for b₀

00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

Answer



Annexure No :


Experiment - 6

Aim: To study and design of multiplexer.

Apparatus: 4 to 1 line multiplexer, kit, power supply, logic simulator software.

Theory: A multiplexer is a special type of combination circuit which selects one of the n data inputs and routes it to the output. The selection of one of the n input is done with the help of select inputs.

Block diagram:-




Types

1. 2×1 Multiplexer
2. 4×1 Multiplexer
3. 8×1 multiplexer
4. 16×1 multiplexer

Procedure:

- The Pin [16] is connected to +Vcc.
- Pin [8] is connected to ground.
- The inputs are applied either to 'A' input or 'B' input.
- If MUX "A" has to be initialized, Ea is made low and MUX, B" has to be initialized, Eb is made low.
- Based on the selection lines one of the inputs will be selected at the outputs and thus verify the truth table.

Logic symbol 4:1 multiplexer.




$$Y = S_0 S_1 I_0 + S_0 S_1 I_1 + S_0 S_1 I_2 + S_0 S_1 I_3$$

Theory : (Demux)

A demultiplexer is a combinational logic circuit that accept a single input and distributes it over several output lines. Demultiplexer is also known as Demux is short. As Demultiplexer is used to transmit the same data to different destinations, hence it is also known as data distribute. Demultiplexer is a 1 to 2^n demux.

Annexure No :


logic symbol 1:4 Demultiplexer.




$$\begin{aligned} Y_0 &= S_0 S_1 I \\ Y_1 &= S_0 \bar{S}_1 I \\ Y_2 &= \bar{S}_0 S_1 I \\ Y_3 &= \bar{S}_0 \bar{S}_1 I \end{aligned}$$

S_0	S_1	Y_0	Y_1	Y_2	Y_3
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I

Internal Diagram 4:1 mul:



Internal Diagram 1:4 DEMUX:



Conclusion: We have successfully studied and implemented 4:1 multiplexer 1:4 Demultiplexer using Logisim software.

Question and Answer

1. What are different types of mux?
Digital multiplexer, analog multiplexer, configuration based (2 to 4 mux, 4 to 1 mux, 8 to 1 mux, 16 to 1 mux)

2. A list out applications of mux & explain any one in detail?

Data routing, data selection, analog to digital conversion, address decoding, logic function etc. In Communication System, multiplexers are crucial for transmission, communication system multiplexers are transmitting multiple data stores over a single physical medium.

Review



Annexure No :

Experiment -07


Aim: To study & design decoder circuit.

Apparatus: logic software.

Theory:


Decoder: It is a combinational circuit that converts binary information from n input lines to a maximum of 2^n unique O/P lines. If the n -bit decode information has unused or don't care combinations, the decoder O/P will have less than 2^n O/Ps.

Block diagram:-



Circuit Diagram:

3:8 Decoder:-





Annexure No :

Truth Table:-

Inputs			Outputs							
X	Y	Z	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Conclusion:- It's helps understand how binary inputs are converted into unique outputs. It's essential for digital systems like memory addressing, data routing, and control applications.



Annexure No :

Questions:-

Q1. Types of decoder circuits & 2:4 decoder explanation.

→ Types : 2 to 4 decoder

3 to 8 decoder

4 to 16 decoder

BCD to decimal decoder

7 - Segment decoder

2:4 Decoder : It has 2 input lines and 4 output lines only one output is active at a time, depending on the input combination. Ex:- If inputs are 10, output Y_2 is active.

2. Application of decoder.

→ Application: Used in memory address decoding in computers the decoder selects a particular memory location by activating only one output line corresponding to the given address input.

Q3. Make 2:4 decoder using 1:4 DEMUX.

→ A 1:4 demux can act as a 2:4 decoder if we keep the data input $D=1$.

Signature

Annexure No :


Experiment : 08Aim:- To study and design SR Flip-Flop and D Flip-Flop.

Apparatus: Logisim Software.

Theory: Flip Flop are sequential which store 1 bit of data at time. It is used to build the counter and shift registers in digital circuits.

A. SR Flip-Flop

• Logic diagram



• Truth Table:

Clk	S	R	Q(n+1)
0	0	0	0
1	0	0	Hold
1	0	1	1
1	1	0	0
1	1	1	Invalid

Enrollment No :

Page No :


Characteristics Table:

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	Hold
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

B) D-Flip-Flop

The RS-FF can be modified to prevent the Race around state mentioned above by introducing an interesting for bidden gate in one of the inputs as shown fig!

• Logic diagram:





Annexure No :

ck	D	$\bar{Q}_n$
1	0	0
1	1	1

• Characteristics table

Q_n	Q_{n+1}	D
0	0	0
0	1	0
1	0	1
1	1	1

• Conclusion:

The study and design of SR and D-Flip Flop help in understanding the basic building blocks of sequential circuits. They are essential for storing binary data, synchronizing signals, and designing memory elements in digital system.

• Questions:-

1. What is the limitation of RS Flip-Flop?
- The main limitations of an SR-Flip-flop is the invalid state that occurs when both inputs $S=1$ & $R=1$ simultaneously. In this case the output becomes unpredictable, making the circuit unreliable for practical use.



Parul
University

Faculty of Engineering & Technology

Subject Name:

Subject Code:

B.Tech. ____ Year ____ Semester ____

Annexure No :

Q2. why clock is required?

A clock is required in Flip-Flops to synchronize the changes in output with specific time intervals. It ensures stable, predictable operations by preventing random or unwanted state changes.

Rehan



Annexure No :


Experiment - 09

Aim:- To study and verify JK Flip-Flop & T Flip Flop.

Apparatus: Logism Software.

Theory: Flip-flop are sequential circuits which stores 1-bit of data at a time. It is used the counter and shifts the register in digital circuit.

Circuit diagram:



• Truth Table

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\bar{Q}_n$

Enrollment No :

Page No :



Parul
University

Faculty of Engineering & Technology

Subject Name:

Subject Code:

B.Tech. ___Year___ Semester___

Annexure No :

• Characteristics table:

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0


$$Q_{n+1} = J\bar{Q}_n + kQ_n$$

• Flip-Flop:

It is possible to achieve toggling with the help of JK flip flop by simply connecting J & K inputs to high level such type of flip-flop is known as T - Flip-Flop.



Annexure No :



• Truth Table :

T	Q_{n+1}
0	$\rightarrow Q_n$
1	$\rightarrow \bar{Q}_n$

• Characteristics table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Conclusion:- The study and verification of JK and T Flip-flop conclude that they are versatile sequential circuits used for storing one bit of data. JK Flip-flop eliminates the invalid state of SR Flip-flop while T Flip-flop

Annexure No :

is useful for counters and frequency division.

Questions:-

① what is the difference between JK & T Flip-Flop?

→ The JK Flip Flop has two input (J & K) and can perform set, Reset and Toggle operations while The T Flip-Flop is a simplified version with a single input (T) that only toggle the output. where $T=1$

② In T Flip-Flop. what is meaning of T?

In a T Flip-Flop, 'T' stands for Toggle. It means that when $T=1$, the output switches from 0 to 1

③ 1 to 0 on each clock pulse and when $T=0$ the output remains unchanged.

Answer

Enrollment No :

Page No :




Annexure No :

Experiment - 10

Aim: To realize configure 4-bit ripple counter.

Apparatus: logism software.

Circuit:



O = pin Numbers
VCC = PINS
GND = PINS

Theory:

A counter is one of important digital electronic circuits. Here, we study the ripple counter or asynchronous counter. There are two types of counters which are synchronous counter & asynchronous counter. Ripple counter are constructed by using J-K flip-flop with $J=1$ & $K=1$. 4 J-K flip-flop are required for 4 bit counter. A square wave drives the flip-flop. The output of flip-flop drives the next flip-flop.

Enrollment No :

Page No :



Annexure No :

derive C Flip-Flop which derives D Flip-Flop.

All the input J-k flip-flop are tied to +Vcc.

Under these situations each flip-flop changes. Its state when a positive edge clock pulse occurs. This 4 bit counter is also known as module 16 counters.

Count	2^0	2^1	2^2	2^3
1	0	0	0	0
2	1	0	0	0
3	0	1	0	0
4	1	1	0	0
5	0	0	1	0
6	1	0	1	0
7	0	1	1	0
8	1	1	1	0
9	0	0	0	1
10	1	0	0	1
11	0	1	0	1
12	1	1	0	1
13	0	0	1	1
14	1	0	1	1
15	0	1	1	1
16	1	1	1	1

Enrollment No :


Page No :



Annexure No :

PIN Diagram:-

CONNECTION DIAGRAM PIP (TOP VIEW)



NC = No internal connection

Procedure:-

- * Connect +5V DC Supply
- * Connect pulse input to clock input of IC 14C93
- * Connect Qa, Qb, Qc & Qd output to D1, D2, D3 & D4 inputs of BCD display.
- * Connect Jumper Between the CLK2 & Q4 output.
- * Connect either Pin 2 (or) pin 3 (reset output) to ground.



Annexure No :

- * Apply Counting pulse by pushing Switch Apply one pulse at a time. The BCD Show 0 to 9 Counting & then will show five other state after 10th pulse then after 16th pulse output will reset to zero.
- * You can also Supply continue to ^{pulse} Supply by connecting clock generator output pulse.
- * The output, Q_a , Q_b , Q_c and Q_d Can also be connected output indicators to observe binary output.

Conclusion:-

The 4 Bit ripple counter was successfully built and tested using J-K flip-flop it worked as an asynchronous counter where each flip-flop It worked as an state on the positive edge of the clock pulse the outputs correctly showed the binary counting sequence from 0 to 15 the connection diagram and truth table were checked during the experiment the results matched the expected working principle of ripple counter.



Parul
University

Faculty of Engineering & Technology
Subject Name:
Subject Code:
B.Tech. ____ Year ____ Semester ____

Annexure No :

Questions:-

1) List out of different types of Counter.

- Asynchronous Counter:- flip-flop are not clocked together; the output of one flip-flop out as the clock next
- Synchronous Counter:- All flip-flops are clocked at the same time using common clock
- Decade Counter:- These count from 0 to 9 and then reset (Module -10)
- Up/Down Counters:- Can count both upward & downward ($n, n-1, n-2$)
- Ring Counters:- A Shift Register where the output of the last flip-flop is connected back to the input of the first forming Ring.
- Johnson Counter:- A Modified ring counter where the inverted output of the last flip-flop is fed back to the input of the first.

Enrollment No :

Page No :



Parul
University

Faculty of Engineering & Technology

Subject Name:

Subject Code:

B.Tech. ____ Year ____ Semester ____

Annexure No :

2Q) What is Modulo Counter

→ A Modulo Counter (Modulo-N-Counter) is a digital counter that counts up to a specific Number N and then resets back to zero. The Number N shows the total Number of distinct States that counter can go through before Repeating.

Review

Enrollment No :

Page No :